This paper presents a fully integrated power amplifier (PA) using parallel-combined transistors with a cascode adaptive biasing, implemented in a standard 65 nm CMOS process. The parallel-combined transistors in the common-source stage linearizes the effective g m . In addition, adaptive bias circuits are applied to both the common-source and common-gate stages to provide optimum operation conditions to each transistor, according to the output power variations. When the fully integrated PA was tested with a modulation and coding scheme 7 (MCS7) 802.11n signal, it meets a −28 dB error vector magnitude and spectral mask requirements at 18.4 dBm of average output power, with a power-added efficiency of 13.1%.
Introduction
The recent requirements for the error vector magnitude (EVM) and spectrum mask for current wireless communications require high levels of linearity; the demand for highly linear power amplifiers (PAs) has therefore increased considerably. From an implementation and cost perspective, CMOS PAs integrated with other functional blocks would constitute cost-efficient solutions. However, due to the properties of CMOS devices, the linearity performances of PAs using CMOS technology are much poorer than those of PAs using HBT technology. In addition, the PA is responsible for the major part of the power consumption at the transceiver, implying that efficiency performance must also remain as a main design consideration. To satisfy the linearity requirements, the PAs are required to operate in the large back-off power region. This improves linearity at the expense of current consumption. Therefore, highly linear operation with small back-off levels constitutes a very desirable feature for PAs, in term of both linearity and efficiency. In addition, deep class-AB operation is preferred because it has better efficiency than class-AB operation at the same back-off power level. However, PAs with deep class-AB operation have strong gain expansions and a large inter-modulation distortion in the low and mid power regions, thus degrading the overall linearity of the PA.
Various linearization methods have been proposed, such as capacitor compensation, parallel-combined transistors [1] and [2] , and an adaptive bias circuit at the gate of the common-source (CS) transistor [3, 4, 5, 6, 7] . The adaptive bias circuit at the gate of a common-gate (CG) transistor has also been studied as a mean to suppress distortion and gain deviation [4] . In addition, parallel-combined transistors with selective CS adaptive biasing methods have been studied to further improve linearity [6] . However, there is still room for further improvements in both linearity and efficiency performances.
In this study, to further improve both linearity and efficiency, we propose a WLAN CMOS PA using parallel-combined transistors with CS and CG adaptive bias circuits (cascode adaptive bias circuit) as shown in Fig. 1 . In this arrangement, the gate of on the parallel-combined CS transistors is connected to an adaptive bias circuit to provide optimum bias condition for both CS transistors, according to the variations in output power. The gate of the CG transistor is also connected to another adaptive bias circuit to provide optimum bias condition to the CG transistor. A careful combination of parallel-combined transistors with CS and CG adaptive bias circuits can further improve linearity and efficiency performances of the PAs.
Parallel-combined transistors with CS and CG adaptive biasing
The overall efficiency and linearity of PAs are strongly dependent on their bias conditions. In addition, for optimal linearity and efficiency performances, the optimum bias operation conditions for CS and CG transistors need to be adapted to the variation in output power. Because the bias conditions of the CS or CG transistors are determined by their gate bias voltages, adaptive bias circuits can manipulate the DC voltages at the gates depending on the output power variations. A schematic diagram of the proposed CMOS PA including the CS and CG adaptive bias circuits is shown in Fig. 2 . One of the parallel-combined transistors is connected to an adaptive bias circuit. At the low output power region, both CS transistors are biased in deep class-AB mode. However, because the CS adaptive bias circuit provides an increased DC voltage as the output power increases, the bias operation of one of parallel-combined transistors is moved closer from the deep class-AB to class-A operation. At a high output power region, the combination of class A and deep class-AB operations linearizes the effective g m [1] . In addition, the CS adaptive bias circuit improves P 1 dB performance because of DC voltage boosting in the large output power region. However, PAs in deep class-AB operation presents a severely nonlinear behavior near the turn-on voltage and generates a large distortion in the low and mid output power regions [4] . Both CS transistors operate in deep class-AB at low and mid output power; therefore class-A operation of the CG transistor with adaptive bias can compensate for this large distortion. A class-D type configuration is adopted for the CS adaptive bias circuit, to improve the linearity in the high power region [3] . As the input signal of the adaptive bias circuit increases, the DC voltage at the drain of M 1 decreases and the output DC voltage of M 2 and M 3 , V gcs , increases. A simulated V gcs is also shown in Fig. 2 . The proposed CG adaptive bias circuit is designed to generate a DC voltage that decreases with the increase in PA output power. Unlike [4] , it consists of an NMOS with a resistor and capacitor in the first stage and a PMOS with resistors and capacitor in the second stage. Transistor M 4 is biased in the subthreshold region, and consequently little current flows through it. The DC voltage at the drain of M 4 is therefore high and M 5 becomes biased in the subthreshold region for low input power. As the input power of the adaptive circuit increases, M 4 turns on and so does M 5 . The current flowing through M 5 increases, thereby decreasing the output DC voltage of M 5 , V gcg . A simulated V gcg is also shown in Fig. 2 . The overall schematic of the designed CMOS PA is also shown in Fig. 2 . Differential structures with thick-oxide CG transistors are used for both the driver and power stages. Thin devices are used for the CS stage to achieve high gain, while thick devices are used for the CG stage to sustain a large voltage swing. The input, inter-stage, and output transformers are implemented on a 3.4-µm Cu metal layer. The output matching network is realized by an on-chip transformer, including two matching capacitors. The output of the CS adaptive bias circuit is connected to the virtual ground point of inter-stage transformer secondary winding, while the output of the CG adaptive bias circuit is directly connected to the gate of the differential CG transistors. Fig. 3 shows the simulated AM-to-AM and AM-to-PM results for a PA with parallel-combined transistors using a CS adaptive bias circuit and with and without a CG adaptive bias circuit. To have the same PAE performance at the target linear output power region (e.g., $18{19 dBm), the fixed V gcg of the case without a CG adaptive bias circuit is chosen as the V gcg of the case with a CG adaptive bias circuit at the target linear output power region. In the low and mid output power region, the CG adaptive bias circuit improves linearity. As shown in Fig. 3 , by adopting a parallel-combined transistors structure with CS and CG adaptive bias circuits, optimum bias conditions for the CS and CG transistors can be obtained according to the variation in output power. 
Measurement results
The proposed WLAN CMOS PA chip was fabricated with a standard 65-nm CMOS technology and mounted on a printed circuit board (PCB) with bonding wires. Single 50-Ω transmission lines are used for input and output. Fig. 4 shows a microphotograph of the fabricated PA. The two-stage PA is implemented in a total area of 1.25 mm Â 0.7 mm, including the input and output transformers and pads, so that additional off-chip matching elements are not required. During characterization, losses of the PCB lines were carefully de-embedded, but the pad and bondwire losses were not de-embedded from the measurement results. PA is first characterized with a single tone continuous wave (CW) of 5.5 GHz. Fig. 5 shows the measured gain and power-added efficiency (PAE) of the PA with parallelcombined transistors using CS adaptive bias circuit and with and without CG adaptive bias circuit. PAE is calculated using PAE ¼ ðP OUT À P IN Þ=ðP DC,PA þ P DC,DA Þ. The current consumptions at 18.4-dBm output power are the same for the both cases. Adopting the cascade adaptive biasing for the parallel-combined transistors, a flat gain can be obtained. The PA with parallel-combined transistors and cascade adaptive biasing achieves a power gain of 28.4 dB, a P SAT of 26.5 dBm, and a peak PAE of 33.4%. To verify the linearity of the fabricated PA, an MCS7 802.11n signal (64-QAM 65 Mbps in a 20 MHz channel bandwidth) was applied. Fig. 6 shows the measured EVM and PAE for this signal. The PA with parallel-combined transistors using CS and CG adaptive bias circuits does improve linearity. At −28 dB EVM, the output power is 18.4 dBm with a 13.1% PAE. By adopting a CG adaptive biasing, the EVM performance is improved when compared with the constant common-gate bias voltage. The measured output spectrum for the PA with parallel-combined transistors using CS and CG adaptive bias circuits is shown in Fig. 7 , for an MCS7 802.11n signal. The center frequency is 5.5 GHz. As shown in Fig. 7 , the output spectrum satisfies the mask specifications at an output power of 18.4 dBm with −28 dB EVM. The performance of the designed PA is compared to other state-of-the-art WLAN PAs in Table I . The proposed structure shows good performance without applying DPDs. As shown in Table I , the fully integrated CMOS PA achieves the higher linear output power and efficiency at −28 dB EVM.
Conclusion
In this paper, a WLAN CMOS power amplifier using parallel-combined transistors with cascode adaptive biasing is presented. Using parallel-combined transistors with CS and CG adaptive bias circuits, the CS and CG transistors can be operated in optimum class operation conditions depending on the output power variations. The fabricated PA demonstrates the achieved improvement in linearity and efficiency performances for MCS 7 802.11n WLAN signal. We achieved 18.4 dBm and 13.1% PAE at −28 dBm EVM with 802.11n signal.
